Difference between revisions of "RockpiS/Core"
< RockpiS
RadxaYuntian (Talk | contribs) |
|||
| (24 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
{{rockpiS_header}} | {{rockpiS_header}} | ||
| − | {{Languages|rockpiS}} | + | {{Languages|rockpiS/Core}} |
| − | =ROCK Pi S Core= | + | [[rockpiS | ROCK Pi S]] > [[rockpiS/Core | S Core]] |
| + | |||
| + | ==ROCK Pi S Core SoM== | ||
| + | |||
| + | ===SoM Introduction=== | ||
ROCK Pi S Core is the SoM based on ROCK Pi S with CPU/RAM/Storage/Wireless in a small stamp footprint at 35mm x 35mm, it supports the following features: | ROCK Pi S Core is the SoM based on ROCK Pi S with CPU/RAM/Storage/Wireless in a small stamp footprint at 35mm x 35mm, it supports the following features: | ||
| Line 14: | Line 18: | ||
* TrustZone technology support | * TrustZone technology support | ||
* 256MB/512MB RAM option | * 256MB/512MB RAM option | ||
| − | * 128M to | + | * 128M to '''4'''GB storage option |
| − | * 802.11 a/b/g/n wifi | + | * 802.11 a/b/g/n wifi BT 2.1/4.2(Realtek RTL8723DS) |
* support eMMC up to 128GB | * support eMMC up to 128GB | ||
* support uSD card up to 128GB | * support uSD card up to 128GB | ||
| Line 23: | Line 27: | ||
| − | = | + | ===PINOUT=== |
| − | + | Check the SoM full [[rockpiS/Core/Pinout |120 PINOUT definition]]. | |
| − | [[ | + | |
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
| + | === Carrier Boards === | ||
| + | ====[[ RockpiS/Core/Shajin | Shajin EVB]]==== | ||
| − | = | + | [[File:Rock-pi-s-core-shajing-front-view.jpg | 500px | link=RockpiS/Core/Shajin]] |
| + | * [[RockpiS/Core/Shajin#Getting_Started | Getting started with Shajin]] | ||
| − | =FAQs= | + | ===FAQs=== |
Latest revision as of 03:33, 29 September 2022
ROCK Pi S > S Core
Contents
ROCK Pi S Core SoM
SoM Introduction
ROCK Pi S Core is the SoM based on ROCK Pi S with CPU/RAM/Storage/Wireless in a small stamp footprint at 35mm x 35mm, it supports the following features:
- Quad-core ARM Cortex-A35 CPU
- Full implementation of the ARM architecture v8-A instruction set
- ARM Neon Advanced SIMD (single instruction, multiple data) support for accelerated media and signal processing computation
- ARMv8 Cryptography Extensions
- Include VFP v3 hardware to support single and double-precision operations
- TrustZone technology support
- 256MB/512MB RAM option
- 128M to 4GB storage option
- 802.11 a/b/g/n wifi BT 2.1/4.2(Realtek RTL8723DS)
- support eMMC up to 128GB
- support uSD card up to 128GB
- 120 PIN available
PINOUT
Check the SoM full 120 PINOUT definition.
Carrier Boards
Shajin EVB
