Please enable javascript, or click here to visit my ecommerce web site powered by Shopify.
Jump to: navigation, search

Difference between revisions of "Zero2/Hardware/GPIO"

(General purpose input-output (GPIO) connector)
Line 12: Line 12:
 
|- style="font-weight:bold; text-align:center; background-color:#F2F2F2;"
 
|- style="font-weight:bold; text-align:center; background-color:#F2F2F2;"
 
! GPIO number
 
! GPIO number
 +
! Function6
 
! Function5
 
! Function5
 
! Function4
 
! Function4
Line 27: Line 28:
 
! GPIO number
 
! GPIO number
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 43: Line 45:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 59: Line 62:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 75: Line 79:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
| TDMC_DIN0
 
| TDMC_DIN0
Line 91: Line 96:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 107: Line 113:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 123: Line 130:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 139: Line 147:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 155: Line 164:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 171: Line 181:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 187: Line 198:
 
|  
 
|  
 
|-
 
|-
 +
|
 
| TDMB_DIN3
 
| TDMB_DIN3
 
| TDMB_D3
 
| TDMB_D3
Line 203: Line 215:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
| PWM_B
 
| PWM_B
Line 219: Line 232:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 235: Line 249:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 251: Line 266:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 267: Line 283:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 283: Line 300:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
| TDMB_SLV_SCLK
 
| TDMB_SLV_SCLK
Line 299: Line 317:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  
Line 315: Line 334:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
| MCLK_0
 
| MCLK_0
Line 331: Line 351:
 
|  
 
|  
 
|-
 
|-
 +
|
 
|  
 
|  
 
|  
 
|  

Revision as of 09:56, 5 January 2022

 Radxa Zero 2 >  Hardware >  GPIO

General purpose input-output (GPIO) connector

Radxa Zero 2 has a 40-pin expansion header. Each pin is distinguished by color.

GPIO number Function6 Function5 Function4 Function3 Function2 Function1 Pin# Pin# Function1 Function2 Function3 Function4 Function5 GPIO number
+3.3V 1 2 +5.0V
I2C_EE_M3_SDA WORLD_SYNC GPIOA_14 3 4 +5.0V
I2C_EE_M3_SCL IR_REMOTE_IN GPIOA_15 5 6 GND
TDMC_DIN0 TDMC_D0 TSIN_B_VALID PWM_D GPIOZ_2 7 8 GPIOAO_0 UART_AO_A_TX
GND 9 10 GPIOAO_1 UART_AO_A_RX
TDMC_DIN1 TDMC_D1 TSIN_B_SOP GPIOZ_3 11 12 GPIOA_1 TDMB_SCLK TDMB_SLV_SCLK
TDMC_DIN2 TDMC_D2 TSIN_B_DIN0 GPIOZ_4 13 14 GND
TDMC_DIN3 TDMC_D3 TSIN_B_CLK GPIOZ_5 15 16 NC
+3.3V 17 18 GPIOZ_6 TSIN_B_FAIL TDMC_FS TDMC_SLV_FS
SPI_B_MOSI UART_EE_C_RTS GPIOH_4 19 20 GND
TDMB_DIN3 TDMB_D3 PWM_F SPI_B_MISO UART_EE_C_CTS GPIOH_5 21 22 SARADC_CH3
PWM_B I2C_EE_M1_SCL SPI_B_SCLK UART_EE_C_TX GPIOH_7 23 24 GPIOH_6 UART_EE_C_RX SPI_B_SS0 I2C_EE_M1_SDA IR_REMOTE_OUT
GND 25 26 SARADC_CH2
PWM_B I2C_EE_M0_SDA GPIOZ_0 27 28 GPIOZ_1 I2C_EE_M0_SCL PWM_C
TDMB_SLV_FS TDMB_FS TSIN_A_DIN0 GPIOAO_7 29 30 GND
TDMC_SLV_FS TDMC_FS GPIOA_13 31 32 GPIOA_0 MCLK_0
TDMB_SLV_SCLK TDMB_SCLK TSIN_A_CLK UART_AO_B_TX GPIOAO_8 33 34 GND
TDMB_SLV_FS TDMB_FS GPIOA_2 35 36 GPIOC_7 PCIECK_REQN WORLD_SYNC
MCLK_0 TSIN_A_VALID UART_AO_B_RX IR_REMOTE_OUT GPIOAO_9 37 38 GPIOA_5 PDM_DIN3 TDMB_DIN2 TDMB_D2
GND 39 40 GPIOZ_7 I2C_EE_M0_SDA TSIN_B_DIN1 TDMC_SCLK TDMC_SLV_SCLK

More details about 40-pin Header

  • Pins marked with orange color are designed for debug console.
  • I2C: x3; I2C_EE_M1 (/dev/i2c-1), I2C_EE_M3 (/dev/i2c-3), I2C_AO_M0 (/dev/i2c-4)
  • PWM: x3; PWMAO_A, PWM_C
  • SPI: x2; SPI_A (/dev/spi0.0), SPI_B(/dev/spi1.0)
  • UART: x3; UART_AO_A (/dev/ttyAML0), UART_AO_B (/dev/ttyAML1), UART_EE_C (/dev/ttyAML4)
  • Pin#22 (GPIOC_7) and Pin#36 (GPIOH_8) are not available in the user space.

GPIO number

  • GPIOs are grouped in two banks, GPIO AO domain and GPIO EE domain
    • AO domain: GPIOAO_0 - GPIOAO_11
    • EE domain: GPIOA_14 - GPIOA_15 | GPIOH_0 - GPIOH_8 | GPIOX_0 - GPIOX_19
  • UARTs
    • AO domain: UARTAO_A | UARTAO_B
    • EE domain: UART_A | UART_B | UART_C
GPIO Chip
GPIO Name
Base Offset Formula
First GPIOAO_x 412 0-11 Base + Offset
First GPIOE_x 424 0-2 Base + Offset
Second GPIOZ_x 427 0-15 Base + Offset
Second GPIOH_x 443 0-8 Base + Offset
Second BOOT_x 452 0-15 Base + Offset
Second GPIOC_x 468 0-7 Base + Offset
Second GPIOA_x 476 0-15 Base + Offset
Second GPIOX_x 492 0-19 Base + Offset

Take GPIOX_10 as an example.

The base is 492 and the offset is 10. So the GPIOX_10's GPIO number is 492+10=502.