Difference between revisions of "Zero/hardware/gpio"
(→GPIO number) |
|||
Line 310: | Line 310: | ||
** AO domain: UARTAO_A | UARTAO_B | ** AO domain: UARTAO_A | UARTAO_B | ||
** EE domain: UART_A | UART_B | UART_C | ** EE domain: UART_A | UART_B | UART_C | ||
+ | |||
+ | {| class="wikitable" | ||
+ | |- | ||
+ | ! GPIO Chip<br /> | ||
+ | ! GPIO Name<br /> | ||
+ | ! Base | ||
+ | ! Offset | ||
+ | ! Formula | ||
+ | |- | ||
+ | | First | ||
+ | | GPIOAO_x | ||
+ | | 412 | ||
+ | | 0-11 | ||
+ | | Base + Offset | ||
+ | |- | ||
+ | | First | ||
+ | | GPIOE_x | ||
+ | | 424 | ||
+ | | 0-2 | ||
+ | | Base + Offset | ||
+ | |- | ||
+ | | Second | ||
+ | | GPIOZ_x | ||
+ | | 427 | ||
+ | | 0-15 | ||
+ | | Base + Offset | ||
+ | |- | ||
+ | | Second | ||
+ | | GPIOH_x | ||
+ | | 443 | ||
+ | | 0-8 | ||
+ | | Base + Offset | ||
+ | |- | ||
+ | | Second | ||
+ | | BOOT_x | ||
+ | | 452 | ||
+ | | 0-15 | ||
+ | | Base + Offset | ||
+ | |- | ||
+ | | Second | ||
+ | | GPIOC_x | ||
+ | | 468 | ||
+ | | 0-7 | ||
+ | | Base + Offset | ||
+ | |- | ||
+ | | Second | ||
+ | | GPIOA_x | ||
+ | | 476 | ||
+ | | 0-15 | ||
+ | | Base + Offset | ||
+ | |- | ||
+ | | Second | ||
+ | | GPIOX_x | ||
+ | | 492 | ||
+ | | 0-19 | ||
+ | | Base + Offset | ||
+ | |} | ||
+ | |||
+ | Set GPIOX_10 as an example. | ||
+ | |||
+ | The base is 492 and the offset is 10. So the GPIOX_10 GPIO number is 502. |
Revision as of 11:30, 10 October 2021
Radxa Zero > Hardware > GPIO
GPIO number | Function4 | Function3 | Function2 | Function1 | Pin# | Pin# | Function1 | Function2 | Function3 | Function4 | GPIO number | |
---|---|---|---|---|---|---|---|---|---|---|---|---|
+3.3V | 1 | 2 | +5.0V | |||||||||
490 | I2C_EE_M3_SDA | GPIOA_14 | 3 | 4 | +5.0V | |||||||
491 | I2C_EE_M3_SCL | GPIOA_15 | 5 | 6 | GND | |||||||
415 | I2C_AO_S0_SDA | UART_AO_B_RX | I2C_AO_M0_SDA | GPIOAO_3 | 7 | 8 | GPIOAO_0 | UART_AO_A_TXD | 412 | |||
GND | 9 | 10 | GPIOAO_1 | UART_AO_A_RXD | 413 | |||||||
414 | I2C_AO_S0_SCL | UART_AO_B_TX | I2C_AO_M0_SCL | GPIOAO_2 | 11 | 12 | GPIOX_9 | SPI_A_MISO | 501 | |||
503 | I2C_EE_M1_SCL | SPI_A_SCLK | GPIOX_11 | 13 | 14 | GND | ||||||
SARADC_CH1 | 15 | 16 | GPIOX_10 | SPI_A_SS0 | I2C_EE_M1_SDA | 502 | ||||||
+3.3V | 17 | 18 | GPIOX_8 | SPI_A_MOSI | PWM_C | 500 | ||||||
447 | SPI_B_MOSI | UART_EE_C_RTS | GPIOH_4 | 19 | 20 | GND | ||||||
448 | PWM_F | SPI_B_MISO | UART_EE_C_CTS | GPIOH_5 | 21 | 22 | GPIOC_7 | - | 475 | |||
450 | I2C_EE_M1_SCL | SPI_B_SCLK | UART_EE_C_TX | GPIOH_7 | 23 | 24 | GPIOH_6 | UART_EE_C_RX | SPI_B_SS0 | I2C_EE_M1_SDA | 449 | |
GND | 25 | 26 | SARADC_CH2 | |||||||||
415 | I2C_AO_S0_SDA | UART_AO_B_RX | I2C_AO_M0_SDA | GPIOAO_3 | 27 | 28 | GPIOAO_2 | I2C_AO_M0_SCL | UART_AO_B_TX | I2C_AO_S0_SCL | 414 | |
NC | 29 | 30 | GND | |||||||||
NC | 31 | 32 | GPIOAO_4 | PWMAO_C | 416 | |||||||
NC | 33 | 34 | GND | |||||||||
420 | UART_AO_B_TX | GPIOAO_8 | 35 | 36 | GPIOH_8 | - | 451 | |||||
421 | UART_AO_B_RX | GPIOAO_9 | 37 | 38 | GPIOAO_10 | PWMAO_D | 422 | |||||
GND | 39 | 40 | GPIOAO_11 | PWMAO_A | 423 |
GPIO number
- GPIO are in two banks, GPIO AO domain and GPIO EE domain
- AO domain: GPIOAO_0 - GPIOAO_11
- EE domain: GPIOA_14 - GPIOA_15 | GPIOH_0 - GPIOH_8 | GPIOX_0 - GPIOX_19
- UARTs
- AO domain: UARTAO_A | UARTAO_B
- EE domain: UART_A | UART_B | UART_C
GPIO Chip |
GPIO Name |
Base | Offset | Formula |
---|---|---|---|---|
First | GPIOAO_x | 412 | 0-11 | Base + Offset |
First | GPIOE_x | 424 | 0-2 | Base + Offset |
Second | GPIOZ_x | 427 | 0-15 | Base + Offset |
Second | GPIOH_x | 443 | 0-8 | Base + Offset |
Second | BOOT_x | 452 | 0-15 | Base + Offset |
Second | GPIOC_x | 468 | 0-7 | Base + Offset |
Second | GPIOA_x | 476 | 0-15 | Base + Offset |
Second | GPIOX_x | 492 | 0-19 | Base + Offset |
Set GPIOX_10 as an example.
The base is 492 and the offset is 10. So the GPIOX_10 GPIO number is 502.