Please enable javascript, or click here to visit my ecommerce web site powered by Shopify.
Jump to: navigation, search

Difference between revisions of "Zero2/Hardware/GPIO"

(More details about 40-pin Header)
 
(4 intermediate revisions by the same user not shown)
Line 26: Line 26:
 
! Function4
 
! Function4
 
! Function5
 
! Function5
 +
! Function6
 
! GPIO number
 
! GPIO number
 
|-
 
|-
Line 42: Line 43:
 
|  
 
|  
 
|  
 
|  
 +
|
 
|  
 
|  
 
|  
 
|  
 
|-
 
|-
|  
+
| 490
 
|  
 
|  
 
|  
 
|  
Line 57: Line 59:
 
| +5.0V
 
| +5.0V
 
|  
 
|  
 +
|
 
|  
 
|  
 
|  
 
|  
Line 62: Line 65:
 
|  
 
|  
 
|-
 
|-
|  
+
| 491
 
|  
 
|  
 
|  
 
|  
Line 78: Line 81:
 
|  
 
|  
 
|  
 
|  
|-
 
 
|  
 
|  
 +
|-
 +
| 429
 
|  
 
|  
 
| TDMC_DIN0
 
| TDMC_DIN0
Line 95: Line 99:
 
|  
 
|  
 
|  
 
|  
 +
| 412
 
|-
 
|-
 
|  
 
|  
Line 112: Line 117:
 
|  
 
|  
 
|  
 
|  
 +
| 413
 
|-
 
|-
|  
+
| 430
 
|  
 
|  
 
|  
 
|  
Line 129: Line 135:
 
|  
 
|  
 
|  
 
|  
 +
| 477
 
|-
 
|-
|  
+
| 431
 
|  
 
|  
 
|  
 
|  
Line 147: Line 154:
 
|  
 
|  
 
|-
 
|-
|  
+
| 432
 
|  
 
|  
 
|  
 
|  
Line 163: Line 170:
 
| MCLK_1
 
| MCLK_1
 
| I2C_EE_M0_SCL
 
| I2C_EE_M0_SCL
 +
| 435
 
|-
 
|-
 
|  
 
|  
Line 180: Line 188:
 
|  
 
|  
 
|  
 
|  
 +
| 433
 
|-
 
|-
|  
+
| 447
 
|  
 
|  
 
|  
 
|  
Line 198: Line 207:
 
|  
 
|  
 
|-
 
|-
|  
+
| 448
 
| TDMB_DIN3
 
| TDMB_DIN3
 
| TDMB_D3
 
| TDMB_D3
Line 214: Line 223:
 
|  
 
|  
 
|  
 
|  
 +
| 436
 
|-
 
|-
|  
+
| 450
 
|  
 
|  
 
| PWM_B
 
| PWM_B
Line 231: Line 241:
 
| IR_REMOTE_OUT
 
| IR_REMOTE_OUT
 
|  
 
|  
 +
| 449
 
|-
 
|-
 
|  
 
|  
Line 249: Line 260:
 
|  
 
|  
 
|-
 
|-
|  
+
| 427
 
|  
 
|  
 
|  
 
|  
Line 262: Line 273:
 
| I2C_EE_M0_SCL
 
| I2C_EE_M0_SCL
 
| PWM_C
 
| PWM_C
 +
|
 +
 
|  
 
|  
|  
+
| 428
|
+
 
|-
 
|-
|  
+
| 419
 
|  
 
|  
 
|  
 
|  
Line 283: Line 295:
 
|  
 
|  
 
|-
 
|-
|  
+
| 480
 
|  
 
|  
 
|  
 
|  
Line 299: Line 311:
 
|  
 
|  
 
|  
 
|  
 +
| 476
 
|-
 
|-
|  
+
| 420
 
|  
 
|  
 
| TDMB_SLV_SCLK
 
| TDMB_SLV_SCLK
Line 317: Line 330:
 
|  
 
|  
 
|-
 
|-
|  
+
| 478
 
|  
 
|  
 
|  
 
|  
Line 333: Line 346:
 
|  
 
|  
 
|  
 
|  
 +
| 479
 
|-
 
|-
|  
+
| 421
 
|  
 
|  
 
| MCLK_0
 
| MCLK_0
Line 350: Line 364:
 
|  
 
|  
 
|  
 
|  
 +
| 481
 
|-
 
|-
 
|  
 
|  
Line 367: Line 382:
 
| TDMC_SLV_SCLK
 
| TDMC_SLV_SCLK
 
|  
 
|  
 +
|434
 
|}
 
|}
  
Line 393: Line 409:
 
* UART_AO_B (/dev/ttyAML6)
 
* UART_AO_B (/dev/ttyAML6)
 
* UART_EE_C (/dev/ttyAML7)
 
* UART_EE_C (/dev/ttyAML7)
 +
if you  enable UART_AO_B only or only enable UART_EE_C, the UART device is /dev/ttyAML6, if you enable UART_AO_B and UART_EE_C at the same time,
 +
the device of UART_AO_B is /dev/ttyAML6, and UART_EE_C is /dev/ttyAML7
  
 
SPI device (1)
 
SPI device (1)
* SPI_B (/dev/spidev1.0)
+
* SPI_B (/dev/spidev0.0)
  
 
=== GPIO number ===
 
=== GPIO number ===

Latest revision as of 03:20, 17 November 2022

 Radxa Zero 2 >  Hardware >  GPIO

General purpose input-output (GPIO) connector

Radxa Zero 2 has a 40-pin expansion header. Each pin is distinguished by color.

GPIO number Function6 Function5 Function4 Function3 Function2 Function1 Pin# Pin# Function1 Function2 Function3 Function4 Function5 Function6 GPIO number
+3.3V 1 2 +5.0V
490 I2C_EE_M3_SDA WORLD_SYNC GPIOA_14 3 4 +5.0V
491 I2C_EE_M3_SCL IR_REMOTE_IN GPIOA_15 5 6 GND
429 TDMC_DIN0 TDMC_D0 TSIN_B_VALID PWM_D GPIOZ_2 7 8 GPIOAO_0 UART_AO_A_TX 412
GND 9 10 GPIOAO_1 UART_AO_A_RX 413
430 TDMC_DIN1 TDMC_D1 TSIN_B_SOP GPIOZ_3 11 12 GPIOA_1 TDMB_SCLK TDMB_SLV_SCLK 477
431 TDMC_DIN2 TDMC_D2 TSIN_B_DIN0 GPIOZ_4 13 14 GND
432 TDMC_DIN3 TDMC_D3 TSIN_B_CLK GPIOZ_5 15 16 GPIOZ_8 ETH_RGMII_TX_CLK BT656_A_DIN4 TSIN_B_DIN2 MCLK_1 I2C_EE_M0_SCL 435
+3.3V 17 18 GPIOZ_6 TSIN_B_FAIL TDMC_FS TDMC_SLV_FS 433
447 SPI_B_MOSI UART_EE_C_RTS GPIOH_4 19 20 GND
448 TDMB_DIN3 TDMB_D3 PWM_F SPI_B_MISO UART_EE_C_CTS GPIOH_5 21 22 GPIOZ_9 ETH_TXEN BT656_A_DIN5 TSIN_B_DIN3 436
450 PWM_B I2C_EE_M1_SCL SPI_B_SCLK UART_EE_C_TX GPIOH_7 23 24 GPIOH_6 UART_EE_C_RX SPI_B_SS0 I2C_EE_M1_SDA IR_REMOTE_OUT 449
GND 25 26 SARADC_CH2
427 PWM_B I2C_EE_M0_SDA GPIOZ_0 27 28 GPIOZ_1 I2C_EE_M0_SCL PWM_C 428
419 TDMB_SLV_FS TDMB_FS TSIN_A_DIN0 GPIOAO_7 29 30 GND
480 PWM_D TDMB_DIN1 TDMB_D1 GPIOA_4 31 32 GPIOA_0 MCLK_0 476
420 TDMB_SLV_SCLK TDMB_SCLK TSIN_A_CLK UART_AO_B_TX GPIOAO_8 33 34 GND
478 TDMB_SLV_FS TDMB_FS GPIOA_2 35 36 GPIOA_3 TDMB_D0 TDMB_DIN0 479
421 MCLK_0 TSIN_A_VALID UART_AO_B_RX IR_REMOTE_OUT GPIOAO_9 37 38 GPIOA_5 PDM_DIN3 TDMB_DIN2 TDMB_D2 481
GND 39 40 GPIOZ_7 I2C_EE_M0_SDA TSIN_B_DIN1 TDMC_SCLK TDMC_SLV_SCLK 434

More details about 40-pin Header

The device number listed below is for reference only. Depending on how many devices you have enabled the number for each can change.

I2C devices (3)

  • I2C_EE_M0 (/dev/i2c-0)
  • I2C_EE_M1 (/dev/i2c-1)
  • I2C_EE_M3 (/dev/i2c-3)

I2S device (1)

  • TDMB

PWM devices (4)

  • PWM_B (/sys/class/pwm/pwmchip6/pwm1)
  • PWM_C (/sys/class/pwm/pwmchip4/pwm0)
  • PWM_D (/sys/class/pwm/pwmchip4/pwm1)
  • PWM_F (/sys/class/pwm/pwmchip2/pwm1)

To use PWM_C and PWM_D together, please use meson-g12b-pwm-c-d-gpioz-1-2 overlay instead of individual overlays.

UART devices (3)

  • UART_AO_A (/dev/ttyAML0)
  • UART_AO_B (/dev/ttyAML6)
  • UART_EE_C (/dev/ttyAML7)

if you enable UART_AO_B only or only enable UART_EE_C, the UART device is /dev/ttyAML6, if you enable UART_AO_B and UART_EE_C at the same time, the device of UART_AO_B is /dev/ttyAML6, and UART_EE_C is /dev/ttyAML7

SPI device (1)

  • SPI_B (/dev/spidev0.0)

GPIO number

GPIO Chip
GPIO Name
Base Offset Formula
First GPIOAO_x 412 0-11 Base + Offset
First GPIOE_x 424 0-2 Base + Offset
Second GPIOZ_x 427 0-15 Base + Offset
Second GPIOH_x 443 0-8 Base + Offset
Second BOOT_x 452 0-15 Base + Offset
Second GPIOC_x 468 0-7 Base + Offset
Second GPIOA_x 476 0-15 Base + Offset
Second GPIOX_x 492 0-19 Base + Offset

Take GPIOX_10 as an example.

The base is 492 and the offset is 10. So the GPIOX_10's GPIO number is 492+10=502.

We recommend you to use gpiod and libmraa, which support accessing GPIO pins by 40-pin header number, instead of SoC defined GPIO number.